

ABSTRACT**GENERATING CODE FOR A CONFIGURABLE MICROPROCESSOR**

A process for generating executable code for a configurable microprocessor architecture. The architecture contains registers distributed between execution units under direct software control. A internal representation allows explicit allocation of both register and connectivity resources in the architecture.